
FX805 Sub-Audio Signalling Processor



FX805 Sub-Audio Signalling Processor

A μ Processor controlled, sub-audio frequency signalling processor to provide an outband audio and digital signalling facility for PMR radio systems.

This device caters for the transmission and non-predictive reception of:

- Continuous Tone Controlled Squelch (CTCSS) tones and other non-standard sub-audio frequencies.
- Non-Return-to-Zero (NRZ) data to facilitate Continuous Digitally Coded Squelch (CDCS/DPL[™]) system operations.

To achieve these functions, the FX805 has on-chip:

- A non-predictive CTCSS Tone Decoder and CDCS subaudio signal demodulator.
- A CTCSS/NRZ Encoder with Tx level adjustment and lowpass filter output stage with optional NRZ pre-emphasis.
- A selectable sub-audio bandstop filter.
- A Notone (CTCSS Rx) period timer.

Setting of the FX805 functions and modes is by data loaded from the μ Controller to the controlling registers within the device. Reply Data and Interrupt protocol keep the μ Controller up to date on the operational status of the circuitry — all via the "C-BUS" interface.

CTCSS tone data for transmission is generated within the μ Controller, loaded to CTCSS Tx Frequency Register, encoded and output as a tone via the Tx Sub-Audio Lowpass Filter.

Received non-predicted CTCSS tone frequencies are measured and the resulting data, in the form of a 2-byte data-word, is presented via the CTCSS Rx Frequency Register to the μ Controller for matching against a 'look-up' table. Noise filtering is provided to improve the signal quality prior to measurement.

NRZ coded data streams for transmission, when generated within a μ Controller, are loaded to the NRZ Tx Data Buffer and output, in 8-bit bytes, through the Lowpass Filter circuitry as sub-audio signals. CDCS turn-off tones can be added to the data signals by switching the FX805 to the CTCSS transmit mode at the appropriate time.

NRZ coding is produced by the μ Controller and translated into sub-audio signals by the FX805.

Received NRZ data is filtered, detected and placed into the NRZ Rx Data Register which is then available for transfer one byte at a time, to the μ Controller, for decoding by software. Clock extraction circuitry is provided on chip and Rx and Tx baud rates are selectable.

Provision is made in both hardware and system software allocations to address two FX805 Sub-Audio Signalling Processors consecutively to achieve multi-mode, duplex operation.

The FX805 has a powersaving function which may be controlled by software or a dedicated (Wake) input.

The FX805 is a low-power, 5-volt CMOS integrated circuit and is available in 24-pin DIL cerdip and 24-pin/lead plastic SMD packages.

DPL[™] is a registered trademark of Motorola Inc.

Pin Number Function


FX805 J/LG/LS	
1	Xtal: The output of the on-chip clock oscillator. External components are required at this input when a Xtal (f_{XTAL}) input is used. See Figure 2.
2	Xtal/Clock: The input to the on-chip clock oscillator inverter. A Xtal or externally derived clock (f_{XTAL}) should be connected here. See Figure 2.
3	Address Select: This pin enables two FX805 devices to be used on the same "C-BUS," providing full- duplex operation. See Tables 1 and 2.
4	Interrupt Request (IRQ): The output of this pin indicates an interrupt condition to the μ Controller, by going to a logic "0." This is a "wire-or able" output, allowing the connection of up to 8 peripherals to 1 interrupt port on the μ Controller. This pin has a low impedance pulldown to logic "0" when active and a high impedance when inactive. The System IRQ line requires 1 pullup resistor to V _{DD} . The conditions that cause interrupts are indicated in the Status Register (Table 4) and are shown below: Rx CTCSS Tone Measurement Complete CTCSS NOTONE Timer Expired
	1 NRZ Rx Data Byte ReceivedNew NRZ Rx Data Received Before Last Byte ReadNRZ Tx Buffer ReadyNRZ Data Transmission Complete
5	Serial Clock: The "C-BUS" serial clock input. This clock, produced by the μ Controller, is used for transfer timing of commands and data to and from the Sub-Audio Signalling Processor. See Timing Diagrams.
6	Command Data: The "C-BUS" serial data input from the µController. Data is loaded to this device in 8-bit bytes, MSB (B7) first, and LSB (B0) last, synchronized to the Serial Clock. See Timing Diagrams.
7	Chip Select (\overline{CS}): The "C-BUS" data loading control function. This input is provided by the μ Controller. Data transfer sequences are initiated, completed or aborted by the \overline{CS} signal. See Timing Diagrams.
8	Reply Data: The "C-BUS" serial data output to the μ Controller. The transmission of Reply Data bytes is synchronized to the Serial Clock under the control of the Chip Select input. This 3-state output is held at high impedance when not sending data to the μ Controller. See Timing Diagrams.
9	Tx Sub-Audio Out: The sub-audio output (pure or NRZ derived). Signals are band-limited, the Tx Output Filter has a variable bandwidth, see Table 6. This output is at V_{BIAS} (a) when the NRZ Encoder is enabled but no data is being transmitted, (b) when the FX805 is placed in the Powersave All condition.
10	Audio In: The input to the switched sub-audio bandstop (highpass) filter. This input is internally biased and requires to be a.c. coupled by capacitor C_{7} .
11	Audio Out: The output of the 'audio signal path' (filter or by-pass). This output is controlled by the Control Register and when disabled is held at $V_{DD}/2$.
12	V _{ss} : Negative Supply (Signal Ground).

Pin Number Function

FX805 J/LG/LS	
13	Rx Amp (-) In: The inverting input to the on-chip Rx Input Amp. See Figures 2, 3 and 4.
14	Rx Amp (+) In: The non-inverting input to the on-chip Rx Input Amp.
15	Rx Amp Out: The output of the on-chip Rx Input Op-Amp. This circuit may be used, with external components, as a signal amplifier and an anti-aliasing filter prior to the Rx Lowpass Filter, or for othe purposes. See Figure 2 for component details.
16	Rx Sub-Audio In: The received sub-audio (CTCSS/NRZ) input. This input is internally biased to V _{DI} and requires to be a.c. coupled or biased. See Figure 2 for component details.
17	Rx Sub-Audio Out: The output of the Rx Lowpass Filter. This output may be coupled into the on-ch amplifier or comparator as required.
18	V_{BIAS} : The internal circuitry bias line, held at $V_{\text{DD}}/2$ this pin must be decoupled to V_{SS} by capacitor C_{8} (see Figure 2).
19	Comparator In (-): The inverting input to the on-chip "comparator" amplifier. See Figures 2, 3 and 4
20	Comparator (+): The non-inverting input to the on-chip "comparator" amplifier. See Figures 2, 3 and
21	Comparator Out: The output of the "comparator" amplifier. This node is also internally connected to the input of the Digital Noise Filter (see Figure 1). When both decoders are Powersaved, this output at a logic "0."
22	NOTONE Timing: External RC components connected to this pin form the timing mechanism of a NOTONE period timer. The external network determines the 'charge-rate' of the timer to V _{DD} /2. Expiry of the timer will cause an interrupt. This facility is only used in the CTCSS Rx mode.
23	Wake: This 'real-time ' input can be used to reactivate the FX805 from the 'Powersave All' condition using an externally derived signal. The FX805 will be in a 'Powersave All' condition when both this pi and Bit 0 of the Control Register are set to a logic "1." Recovery from "Powersave All" is achieved by putting either the Wake pin or the 'Powersave All' bit to logic "0," thus allowing FX805 activation by the μ Controller or an external signal, such as R.S.S.I. or Carrier Detect.
24	V_{pp} : Positive supply rail. A single +5-volt power supply is required. Levels and voltages within the Se Audio Signalling Processor are dependent upon this supply.
	 NOTE: (i) Further information on external components and DBS 800 system integration of this microcircuit are contained in the System Support Document. (ii) A glossary of abbreviations used in this document is supplied. (iii) Guidance upon the generation and manipulation of NRZ Rx and Tx data is given in DBS 800 Application Support Document.
	"C-BUS" is CML's proprietry standard for the transmission of commands and data between a μController and DBS 800 microcircuits. It may be used with any μController, and can, if desired, take advantage of the hardware serial I/O functions embodied into many types of μController. The "C-BUS" data rate is determined soley by the μController.

Application Information


External Components



Notes on external components and connections

- Xtal/clock circuitry components shown INSET are recommended in accordance with CML Application Note D/XT/2 December 1991. The DBS 800 System Information Document contains additional notes on Xtal/ clock distribution and frequencies.
- R₈ is a System Component. Its value is chosen, for example, with the FX806 Modulation Summing Amplifier, to provide a sub-audio signal level of -11.0dB to the system modulator.
- 3. Components R_6 and C_6 are NOTONE timing components.

- 4. R₂ and R₅ are dependant upon the input signal level. Values given are for the specified composite signal.
- 5. R_7 is used as the DBS 800 system common-pullup for the "C-BUS" Interrupt Request (IRQ) line, the optimum value of this component will depend upon the circuitry connected to the IRQ line.



With reference to Figure 2, Figures 3 and 4 show in detail recommended alternative component configurations for the FX805.


Application Information

External Components

Figure 3 shows an input component configuration for use generally for CTCSS signal and NRZ data reception.

Input coupling capacitor C₃ is required because the Rx Sub-Audio Input is held at V_{BIAS} during all powered conditions of the FX805. Diodes D₁ and D₂ can be any silicon small-signal diode.

The output resistance (open loop) of the on-chip Rx Amp is $\approx 6k\Omega$. In the configuration shown in Figure 3, the (Rx Amp) RC time-constant is therefore 90ms. If this period is too long for some systems, ie. those employing half-duplex, short data bursts, an external amplifier should be considered in place of the FX805 on-chip Rx Amp.



Using an External Op-Amp

For d.c. coupling the FX805 to the receiver's discriminator output when using NRZ communication, it is recommended that an additional, external Op-Amp is employed as configured in Figure 4. This configuration will allow long sequences of logic "1^s" or "0^s" to be successfully decoded (eg. LTR[™] trunking systems). Components R_g, R₁₀ and R₁₁ should be calculated to provide an accurate potential of 2.5V d.c. (equal to V_{BIAS}) at pin-junction 15/16 when using a discriminator input. C_g is an optional component which, if additional filtering is required, should be calculated, with R_g to provide a lowpass cut-off frequency (f_{CO}) of 500Hz.

LTR[™] is a registered trademark of E.F. Johnson Company

FX805 Operational Modes

NRZ Tx (Encoding)

The NRZ Encoder is formed by a shift register and the Tx Sub-Audio Lowpass Filter. Data loaded from the Command Data line is output one 8-bit byte at a time from the NRZ Tx Data Register. The output data-signal level may be adjusted and filtered. Data may be pre-emphasized via a "C-BUS" command. The Tx baud rate is programmed as the NRZ Tx Baud Rate ($R_{NRZ Tx}$) (Table 5).

CTCSS Tx (Encoding)

The CTCSS Tone Encoder comprises a clock-divider programmed by an 11-bit binary number (Q) loaded to the CTCSS Tx Frequency Register (Table 5) via the "C-BUS" Command Data line.

The square-wave output of the encoder is fed through the Tx Level Adjust variable gain block to the Tx Sub-Audio Lowpass Filter, a variable bandwidth circuit controlled by 4-bits (P) of the CTCSS Tx Frequency Register. The Tx Sub-Audio output is a sine-wave. Standard and non-standard sub-audio tones are available, a 'CDCS' turn-off tone may be generated.

NRZ Rx (Decoding)

Input (NRZ type) sub-audio signals are filtered and the data clock extracted. Decoded data is serially loaded into a shift register buffer. This data is output one 8-bit byte at a time as Reply Data from the NRZ Rx Data Register (Page 14) to the μ Controller. The expected Rx baud rate is programmed as the NRZ Rx Baud Rate ($R_{_{NRZ}Rx}$) (Table 5). Any codeword recognition can be carried out by software.

CTCSS Rx (Decoding)

Received CTCSS signals are filtered, coherence is increased by the digital noise filter. The quality of the signal is assessed by measurement of the cycle-to-cycle period variance and, provided it is sufficiently good, the frequency is measured over a period of 122.64 milliseconds.

If the average signal quality is consistently too low, NOTONE is indicated, if not, the input frequency is precisely indicated in the CTCSS Rx Frequency Register in a binary form as shown in Figure 6.

As any single sub-audio tone within the specified range may be selected, this would enable a 'CDCS' turn-off tone (of 134Hz) to be decoded whilst operating in the NRZ Rx mode.

Controlling Protocol

Control of the FX805 Sub-Audio Signalling Processor's operation is by communication between the μ Controller and the FX805 internal registers on the "C-BUS," using Address/Commands (A/Cs) and appended instructions or data (see Figure 9). The use and content of these instructions is detailed in the following paragraphs and tables. The Address Select input enables the addressing of 2 separate FX805s on the "C-BUS" to provide full-duplex multi-mode signalling.

FX805 Internal Registers

FX805 internal registers are detailed below:

- **Control** Register $(70_{\rm H}/78_{\rm H})$ Write only, control and configuration of the FX805.
- **Status** Register $(71_{H}/79_{H})$ Read Only, reporting of device functions.
- **CTCSS Rx Frequency** Register $(72_H/7A_H)$ Read Only, a 2-byte binary word indicating the frequency of the received sub-audio input.
- CTCSS Tx Frequency / NRZ Tx or Rx Baud Rate Register $(73H/7B_{\rm H})$ Write Only, a 2-byte command to set the relevant parameters.
- **NRZ Rx Data** Register $(74_{\rm H}/7C_{\rm H})$ Read Only, a single-byte of received NRZ data.
- **NRZ Tx Data** Register $(75_{H}/7D_{H})$ Write Only, to load a single-byte of NRZ data for transmission one byte at a time.
- **Gain-Set** Register $(76_{H}/7E_{H})$ Write Only, a single byte to set the gain of the Tx Lowpass Filter.

Address/Commands

The first byte of a loaded data sequence is always recognized by the "C-BUS" as an Address/Command (A/C) byte. Instruction and data transactions to and from this device consist of an Address/Command byte followed by either:

- (i) further instructions or data or,
- (ii) a Status or data Reply.

Instructions and data are loaded and transferred, via "C-BUS," in accordance with the timing information given in Figures 9 and 10.

Placing the Address Select input at a logic "0" will address FX805 No.1, a logic "1" will address FX805 No.2.

Tables 1 and 2 show the list of A/C bytes relevant to the FX805. A complete list of DBS 800 "C-BUS" Address allocations is published in the System Support Document.

Command Assignment	Address/Command (A/C) Byte Hex. Binary							By	te	+	Data Byte/s
		MSE	3						LSB		
General Reset	01	0	0	0	0	0	0	0	1		
Write to Control Reg.	70	0	1	1	1	0	0	0	0	+	1 byte Instruction to Control Reg.
Read Status Reg.	71	0	1	1	1	0	0	0	1	+	1 byte Reply from Status Reg.
Read CTCSS Rx Freq. Reg.	72	0	1	1	1	0	0	1	0	+	2 byte Reply of CTCSS Rx data
Write to CTCSS Tx Frequency/	73	0	1	1	1	0	0	1	1	+	2 byte Instruction for Tx Frequency
NRZ Baud Rate Reg.											and NRZ Tx/Rx baud rates
Read NRZ Rx Data Reg.	74	0	1	1	1	0	1	0	0	+	1 byte binary data Reply
Write to NRZ Tx Data Reg.	75	0	1	1	1	0	1	0	1	+	1 byte binary data Command
Write to Gain-Set Reg.	76	0	1	1	1	0	1	1	0	+	1 byte Instruction for Tx Output
Table 1 – FX805 No.1 "C-BUS	S" Addres	s/Cor	nm	anc	ls						Address Select input at a logic "0"

Command Assignment	Address/Command (A/C) Byte Hex. Binary								te	+	Data Byte/s	
		MSE	3						LSB			
General Reset	01	0	0	0	0	0	0	0	1			
Write to Control Reg.	78	0	1	1	1	1	0	0	0	+	1 byte Instruction to Control Reg.	
Read Status Reg.	79	0	1	1	1	1	0	0	1	+	1 byte Reply from Status Reg.	
Read CTCSS Rx Frequency Reg.	7A	0	1	1	1	1	0	1	0	+	2 byte Reply of CTCSS Rx data	
Write to CTCSS Tx Frequency/ NRZ Baud Rate Reg.	7B	0	1	1	1	1	0	1	1	+	2 byte Instruction for Tx Frequency and NRZ Tx/Rx baud rates	
Read NRZ Rx Data Reg.	7C	0	1	1	1	1	1	0	0	+	1 byte binary data Reply	
Write to NRZ Tx Data Reg.	7D	0	1	1	1	1	1	0	1	+	1 byte binary data Command	
Write to Gain-Set Reg.	7E	0	1	1	1	1	1	1	0	+	1 byte Instruction for Tx Output	
Table 2 – FX805 No.2 "C-BUS	" Addres	s/Cor	nm	and	ls						Address Select input at a logic "1"	

"Write to Control Register" – A/C 70_H (78_H), followed by 1 byte of Command Data.

Table 3 (below) shows the configurations available to the FX805. Bits 5, 6 and 7 are used together to Enable and Powersave circuit sections as required.

5	Setting	1	Control Bits							
MSB			Transmitted First							
7	6	5	Functions Enabled	Functions Powersaved						
0	0	0	CTCSS Decoder	NRZ Decoder and Both Encoders						
0	0	1	NRZ Decoder	CTCSS Decoder and Both Encoders						
0	1	0	CTCSS Encoder	All Decoders						
0	1	1	NRZ Encoder	All Decoders						
1	0	0	CTCSS Encoder and Decoder	NRZ Encoder and Decoder						
1	0	1	NRZ Encoder and CTCSS Decoder	None						
1	1	0	NRZ Decoder and CTCSS Decoder	All Encoders						
1	1	1	NRZ Decoder	All Encoders (except Tx Sub-Audio LPF) and CTCSS Decoder						
	4 1 0		Enable Audio Output – Used with E Disable Audio Output – Output to V							
	3			BIAS						
	1		Enable Sub-Audio Bandstop Filter (A	Enable Sub-Audio Bandstop Filter (Audio Signal Path)						
	0 2		By-pass Sub-Audio Bandstop Filter	By-pass Sub-Audio Bandstop Filter						
	1		Enable All FX805 Interrupts							
	0 1		Disable All FX805 Interrupts							
	1		Set Rx Lowpass Filter bandwidth to	180Hz – For low CTCSS Tones or NRZ Data						
	0 Set Rx Lowpass Filter bandwidth to 260Hz									
	0									
	1		All Encoders and Decoders Powersa	aved (Powersave All)						
0 All Encoders and Decoders Enabled unless individually Powersaved										

General Reset

Upon Power-Up the "bits" in the FX805 registers will be random (either "0" or "1"). A General Reset Command (01_{H}) will be required to "reset" all microcircuits on the "C-BUS," and has the following effect upon the FX805.

Control Register	Set as 00
Status Register	Set as $00'_{H}$
Notone Timer	Discharged

Warning – The following FX805 register configurations are not affected by a General Reset command:

CTCSS Rx Frequency CTCSS Tx Frequency/NRZ Baud Rate Register NRZ Rx Data Register NRZ Tx Data Register Gain-Set Register

Note that setting the Control Register in this way (General Reset) will set the FX805 to the CTCSS Decode mode and overwrite a "Powersave All" instruction.

It should also be considered that a General Reset command will reset ALL DBS 800 microcircuits operating on the "C-BUS."

Glossary of Abbreviations

Below is a list of abbreviations used within this Data Sheet.

CDCS	Continuous Digitally Coded Squelch
CTCSS	Continuous Tone Controlled Squelch
DPL™	Digital Private Line
LTR [™]	Logic Trunked Radio
NRZ	Non-Return-to-Zero data levels
f _{co}	Filter cut-off frequency
f _{CTCSS IN}	Sub-Audio Rx frequency
f _{CTCSS OUT}	Sub-Audio Tx frequency
f_{TONE}	Tone frequency
f _{xtal}	Xtal/clock frequency
R _{NRZ Rx}	NRZ Rx baud rate
R _{NRZ Tx}	NRZ Tx baud rate
S	Audio input signal

"Read Status Register" – A/C 71_H (79_H), followed by 1 byte of Reply Data.

The Status Register indicates the operational condition of the FX805. Bits 0 to 5 are set individually to indicate specific actions within the device. When a Status Bit is set to a logic "1," an Interrupt Request (\overline{IRQ}) output is generated. A read of the Status Register will reset the interrupt condition and ascertain the state of this register.

Table 4 (below) shows the conditions indicated by the Status Bits.

Status Bit	Set By	Logic	Cleared By	Logic
MSB 7,6	<i>Received First</i> Not used	"0"	Not used	"0"
5	NRZ data transmission complete. No new data loaded.	"1"	 Write to NRZ Tx Data Reg. or, General Reset or, NRZ Encoder Powersave. 	"0"
4	NRZ Tx Data Buffer ready for next data byte.	"1"	 Write to NRZ Tx Data Reg. or, General Reset or, NRZ Tx Powersave. 	"0"
3 New NRZ Rx data received before last byte was read.		"1"	 Read NRZ Rx Data Reg. or, General Reset or, NRZ Decoder Powersave. 	"0"
2	1 byte of NRZ Rx data received.	"1"	 Read NRZ Rx Data Reg. or, General Reset or, NRZ Decoder Powersave. 	"0"
1	NOTONE Timer period expired.	"1"	 Read Status Register or, General Reset or, CTCSS Decoder Powersave. 	"0"
0	Rx Tone Measurement complete.	"1"	 Read Status Register or, General Reset or, CTCSS Decoder Powersave. 	"O"


"Read CTCSS Rx Frequency Register" – A/C 72_H(7A_H), followed by 2 bytes of Reply Data.

Measurement of CTCSS Rx Frequency $(f_{CTCSS | N})$

The input sub-audio signal ($f_{CTCSSIN}$), is filtered and measured in the Frequency Counter over the "measurement period" (122.64ms).

The measuring function counts the number of complete input cycles occurring within the measurement period and then the number of measuring-clock cycles necessary to make up the period. When the measurement period of a successful decode is complete, the Rx Tone Measurement bit in the Status Register, and the Interrupt bit are set.

The CTCSS Rx Frequency Register will now indicate the sub-audio signal frequency $(f_{CTCSS IN})$ in the form of 2 data bytes (1 and 0) as illustrated in Figure 6.




"Read CTCSS Rx Frequency Register"

The Integer (N) - Byte 1

A binary number representing 'twice the number of complete input sub-audio cycle periods' counted during the measurement period of 122.64ms

The Remainder (R) - Byte 0

A binary number representing the remainder part, R, of 2 x Sub-Audio Input Frequency. 'R = number of specified measuring-clock cycles' required to complete the specified measurement period (See N). The clock-cycle frequency is 4166.6Hz



CTCSS Rx Frequency Register

Figure 6 (above) shows the format of the CTCSS Rx Frequency Register.

Bits 8 (LSB) to 13 (MSB) are used to represent the Integer (N). From Byte 1, valid values of N = $16 \le N \le 61$.


ie. values of N less than 16 and greater than 61 are not within the specified frequency band.

Bits 0 (LSB) to 5 (MSB) (Byte 0) are used to represent the Remainder (R). From Byte 0, valid values of $R = \le 31$.

This register is not affected by the General Reset command (01_{μ}) and may adopt any random configuration at Power-Up.

CTCSS Rx Frequency Measurement Formulæ

To assist in the production of 'look-up' tables and limit-values in the μ Controller and provide guidance upon the determination of N and R from a measured CTCSS frequency, the following formulæ show the derivation of the CTCSS Rx Frequency ($f_{CTCSS IN}$) from the measured data bytes (N and R).



NOTONE Timing

The input sub-audio signal is monitored by the Frequency Assessment circuitry. Before any NOTONE action is enabled, the FX805 must have achieved at least one successful "Tone Measurement Complete" action. If there is no signal or the signal is of a consistently poor quality, the NOTONE Timer will start to charge via the timing components. When the timing period has expired (at $V_{DD}/2$), an Interrupt and a Status bit (NOTONE Timer Expired) are generated. This is a one-shot function and is reset by a "Tone Measurement Complete" interrupt.

"Write to CTCSS Tx Frequency/NRZ Baud Rate Register" – A/C 73_H (7B_H), followed by 2 bytes of

Command Data.

The information loaded to this register will set either the:


(a) CTCSS Tx Tone Frequency $f_{CTCSS OUT}$ (b) NRZ Tx Baud Rate $R_{NRZ Tx}$ (c) NRZ Rx Baud Rate $R_{NRZ Rx}$

The chosen mode for this register (a, b or c) is determined by the FX805 operational mode enabled by the Control Register (Table 3), as shown in the table below.

Control F	Regist	er Bits	FX805 Mode	CTCSS Tx/NRZ Baud Rate			
7	6	5	Enabled	Register Function			
0	0	0	CTCSS Decode				
0	0	1	NRZ Decode	NRZ Rx Baud Rate			
0	1	0	CTCSS Encode	CTCSS Tx Frequency			
0	1	1	NRZ Encode	NRZ Tx Baud Rate			
1	0	0	CTCSS Encode and Decode	CTCSS Tx Frequency			
1	0	1	NRZ Encode and CTCSS Decode	NRZ Tx Baud Rate			
1	1	0	NRZ and CTCSS Decode	NRZ Rx Baud Rate			
1	1	1	NRZ Decode	NRZ Rx Baud Rate			

Data Format

Data is transmitted, via "C-BUS," to this register as 2 bytes of Command Data (1 and 2) distributed as command words P and Q, in the form illustrated in Figure 7. This register is not affected by the General Reset command (01_{μ}) and may adopt any random configuration at Power-Up.



Command Words P and Q

With reference to Figure 7, the two data words, P and Q, loaded to this register are interpreted as:

P = a binary number to set the Tx Sub-Audio Lowpass Filter bandwidth (applicable to NRZ Encode and CTCSS Encode modes).

Q = a binary number to set the frequency or baud rate of the selected function (see Table 5).

Command Word 'P'

Bit 15	-	13	LSB 12	'P'	LPF Bandwidth
0	0	1	0	2	300Hz
0	0	1	1	3	200Hz
0	1	0	0	4	150Hz
0	1	0	1	5	120Hz
0	1	1	0	6	100Hz
0	1	1	1	7	85.7Hz
1	0	0	0	8	75Hz
Table	e 6 l	/alid	Value	s of 'P'	

Bits 12 to 15 are used to produce the data word '**P**' as shown in Table 6 (left). The cut-off frequency f_{co} (0.5dB point) of the Tx Sub-Audio Lowpass Filter is calculated as:

$$f_{co} = \frac{f_{XTAL}}{32 \times 208.33 \times 'P'}$$

so 'P' = $\frac{f_{XTAL}}{32 \times 208.33 \times f_{co}}$

Table 6 is given as an example and calculated using a Xtal/ clock (f_{xTAL}) frequency of 4.00MHz. As illustrated, only values of '**P**' of 2 to 8 are usable.

"Write to CTCSS Tx Frequency/NRZ Baud Rate Register"

Command Word 'Q'

With reference to Figure 7, Bits 0 to 10 are used to produce the data word ' \mathbf{Q} ' which sets one of the parameters described below. As can be seen, command word ' \mathbf{Q} ' could be used to produce a word whose value would produce a parameter outside that specified, care should be taken not to do this. Examples for limits of ' \mathbf{Q} ' in each operational configuration are included. ' \mathbf{Q} ' = 0 is not valid in the following calculations. Bit 11 is not used and must be set to logic "0".

(a)	CTCSS Tx Ton	Example L	Example Limits						
	f _{ctcssout} =	f _{xtal}	Hz	f _{ctcss out}	=	67Hz			
		32 x ' Q '		so ' Q '	=	1866	"11101001010"		
	so ' Q ' =	f _{XTAL}	Hz	f _{ctcss out}	=	250Hz			
		32 x f _{ctcssout}		so ' Q '	=	500	"00111110100"		

(b) NRZ Tx Baud Rate (R NRZ Tx)

R _{NRZ Tx}	=	f _{xtal} 32 x 'Q'	bits/sec	R _{NRZ Tx}	=	67 bits/sec	
		JZ A 94		so ' Q '	=	1866	"11101001010"
so ' Q '	=	f _{xtal}					
		32 x R _{NRZ Tx}		R _{NRZ Tx}	=	300 bits/sec	
				so ' Q '	=	417	"00110100001"

(c) NRZ Rx Baud Rate (R $_{\text{NRZ Rx}}$)

$R_{_{NRZ Rx}} = f_{_{XTAL}} \text{ bits/sec}$	R _{NRZ Rx} = 100 bits/sec
so 'Q' = f_{XTAL}	so ' Q ' = 114 "00001110010"
352 x R _{NRZ Rx}	R _{NRZ Rx} = 300 bits/sec
	so ' Q ' = 38 "00000100110"

"Read NRZ Rx Data Register" – A/C 74_H (7C_H), followed by 1 byte of Reply Data.

Received NRZ data bits are organized into bytes and made available to the μ Controller via the Reply Data line. As 8 bits are received into this register an interrupt is generated to indicate that a complete byte has been received, this byte must be read before the arrival of the last (8th) bit of the next incoming byte, if this is not done, an interrupt to indicate this condition will be generated and the previous Rx data is discarded (See Table 4, Status Register, Bits 2 and 3). Word synchronization is not provided. Byte synchronization and any codeword recognition will be performed by the host μ Controller. The Rx baud rate is set by writing to the CTCSS Tx Frequency/NRZ Baud Rate Register (73_H/7B_H). The first bit received is the first bit sent to the μ Controller.

This register is not affected by the General Reset command $(01_{\rm H})$ and may adopt any random configuration at Power-Up.

"Write to NRZ Tx Data Register" - A/C 75_H (7D_H), followed by 1 byte of Command Data.

A byte for transmission is loaded from the "C-BUS" Command Data line with this A/C. The first data-bit received via the "C-BUS" is transmitted first. This transmitter operation is **non-inverting**.

The first data-byte loaded after the NRZ Encoder is enabled (Control Register) initiates the transmission sequence and an interrupt will be generated when the NRZ Tx Data Buffer is ready for the next data-byte. Subsequently, interrupts occur for every 8 bits transmitted. Transmission is terminated, the Tx Sub-Audio Output placed at V_{BIAS} , and an interrupt generated if the next byte is not loaded within 7 bit periods. (See Table 4, Status Register, Bits 4 and 5).

This register is not affected by the General Reset command (01_{$_{\rm H}$}) and may adopt any random configuration at Power-Up.

"Write to Gain-Set Register" – A/C 76_{H} (7E_H), followed by 1 byte of Command Data.

Setting				Gain Setti	Gain Setting			
MSB								
7	6	5	4	Transmitted Bit 7 Fi	irst			
0	0	0	0	These 4 Bits Must b	These 4 Bits Must be "0"			
	3	;		Pre-Emphasis Settin	ng			
	1			1.72dB Gain Enabled				
	0)		1.72dB Gain Disable	d			
2	1		0	Tx Level Adjust Ga	in Setting			
0	0		0	-2.58	dB			
0	0		1	-1.72	dB			
0	1		0	-0.86	dB			
0	1		1	0	dB			
1	0		0	+0.86	dB			
1	0		1	+1.72	dB			
1	1		0	+2.58	dB			
1	1		1	Not Used				


The Gain-Set Register Settings

The settings of this register control the CTCSS and NRZ signal level that is presented at the Tx Sub-Audio Output.

Bit 3, when enabled, is used to produce a pre-emphasis effect on the NRZ Tx Data by increasing the gain of the data bit **before** a level change (Figure 8 below), by 1.72dB to make that data pulse level slightly more positive (or negative). The signal level will be 1.72dB greater than that set by Bits 0 to 2. If the Tx Sub-Audio Output level is set to +2.58dB, the pre-emphasized level will be +4.3dB.

The pre-emphasis function, will remain enabled until disabled by setting Bit 3 to a logic "0." If this function remains enabled when using the CTCSS Encoder the output signal level may be adversely affected, therefore this function should only be enabled when in the NRZ Encode mode.

This register is not affected by the General Reset command (01_{m H}) and may adopt any random configuration at Power-Up.



Timing Information

Timing Diagrams

Figure 9 shows the timing parameters for two-way communication between the μ Controller and the FX805 on the "C-BUS." Figure 10 shows, in detail, the timing relationships for "C-BUS" information transfer.





Fig.9 "C-BUS" Timing Information

NOT TO SCALE

Parameter	Min.	Тур.	Max.	Unit
t _{cse}	2.0	_	_	μs
t _{csH}	4.0	_	_	μs
t _{CSOFF}	2.0	_	_	μs
t _{NXT}	4.0	_	_	μs
t _{ck}	2.0	_	_	μs
t _{CH}	500	_	_	ns
t _{CL}	500	_	_	ns
t _{CDS}	250	_	_	ns
t _{CDH}	0	_	_	ns
t _{RDS}	250	_	_	ns
t _{RDH}	50.0	_	_	ns
t _{HIZ}	-	-	2.0	μs

Notes

- (1) Command Data is transmitted to the peripheral MSB (bit 7) first, LSB (bit 0) last.
- Reply Data is read from the FX805 MSB (bit 7) first, LSB (bit 0) last.
- (2) Data is clocked into the FX805 and into the μ Controller on the rising Serial Clock edge.
- (3) Loaded data instructions are acted upon at the end of each individual, loaded byte.
- (4) To allow for differing μController serial interface formats, the FX805 will work with either polarity Serial Clock pulses.



Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage		-0.3 to 7.0V
Input voltage at any pin (ref $V_{ss} = 0V$)		-0.3 to (V _{DD} + 0.3V)
Sink/source current (supply pins)		+/- 30mA
(other pins)		+/- 20mA
Total device dissipation @ T _{AMB} 25°C	;	800mW Max.
Derating		10mW/°C
Operating temperature range: F	X805J	-40°C to +85°C (cerdip)
F	X805LG/LS	-40°C to +85°C (plastic)
Storage temperature range: F	X805J	-55°C to +125°C (cerdip)
F	X805LG/LS	-40°C to +85°C (plastic)

Operating Limits

All device characteristics are measured under the following conditions unless otherwise specified: $V_{DD} = 5.0V. T_{AMB} = 25^{\circ}C. Xtal/Clock f_{XTAL} = 4.0MHz.$ Audio Level 0dB ref: = 308mVrms @ 1kHz. Composite Signal = 308mVrms @ 1kHz + 75mVrms Noise + 31mVrms Sub-Audio Signal. Noise Bandwidth = 5kHz Band Limited Gaussian.

Characteristics		See Note	Min.	Тур.	Max.	Unit
Static Values						
Supply Voltage			4.5	5.0	5.5	V
	(All Functions Enabled)		_	5.0	_	mA
	(Decoders Only Enabled)		_	1.9	_	mA
	(Powersave All)		-	0.9	-	mA
Analogue Impedance	es					
Rx Sub-Audio Input			350	_	_	kΩ
Audio Input			350	_	_	kΩ
Audio By-Pass Swite	ch 'On'	5	_	2.0	_	kΩ
Audio By-Pass Swite		5	1.0	10.0	_	MΩ
Rx Amp Input (+ and		-	1.0	10.0	_	MΩ
Comparator Input (+			1.0	10.0	_	MΩ
Rx Sub-Audio Outpu			-	2.0	_	kΩ
Tx Sub-Audio Outpu		5	_	2.0	_	kΩ
	(Encoder Disabled)	5	_	500	_	kΩ
Audio Output	(Enabled)	5	_	2.0	_	kΩ
	(Disabled)	5	_	500	_	kΩ
Rx Amp and Compa		0		500		1124
Large Signal			_	6.0	_	kΩ
Small Signal			_	600	_	Ω
Dynamic Values Digital Interface Input Logic "1"		1	3.5	_	_	V
Input Logic "0"		1	_	_	1.5	V
	(IOH = -120μA)	2	4.6	_	_	V
	$(IOL = 360 \mu A)$	3	_	_	0.4	V
I _{OUT} Tristate (Logic "1		3	_	_	4.0	μA
Input Capacitance		1	_	_	7.5	pF
Logic Input Current	(V = 0 to 5.0 V)	1	_	_	1.0	μA
IOX	$(V_{\text{IN}} = 5.0V)$	4	_	_	4.0	μA
	V OUT COUT					por -
Overall Performance						
CTCSS – Decode		`				15
Sensitivity	(Pure CTCSS Ton		-	-26.0	-	dB
Response Time	(Composite Signa	I)				
100Hz to 257Hz Ton			-	_	250	ms
65Hz Tone		9	_	_	375	ms
Tone Measurement		_	0.2	_	%	
Tone Measurement			_	0.5	-	%
NOTONE Response Ti		l) 7 10	_	_	250	ms
False Tone Interrupt						

Specification

Characteristics	See Note	Min.	Тур.	Max.	Unit
CTCSS – Encode					
Frequency Range		65.0		257	Hz
Tone Frequency Resolution		-	-	0.2	%
Tone Amplitude Tolerance		-1.0	-	+1.0	dB
Rise Time (to 90%)		-	-	30.0	ms
Fall Time (to 10%)		-	_	50.0	ms
Total Harmonic Distortion		-	_	5.0	%
NRZ – Decode					
Rx Bit-Rate Sync Time		_	2	_	edges
Rx Bit Error Rate	11	-	1 x 10 ⁻³	-	P _(error)
NRZ – Tx					
Tx Bit Rate		67.0	_	300	bits/s
Tx LPF (3dB) Bandwidth		75	_	300	Hz
Sub-Audio Tx Output Level					
CTCSS		_	0	_	dB
NRZ		_	0.871	_	V p-p
Amplitude Adjustment Range		-2.58		2.58	dB
Adjustment Step Size (7 steps)	8	-	0.86	-	dB
Sub-Audio Bandstop Filter					
Passband		300		3000	Hz
Passband Gain		_	0	_	dB
Passband Gain (w.r.t. gain at 1.0kHz)		-1.5	_	+0.5	dB
Stopband Attenuation					
at 250 Hz		_	36.0	_	dB
at 150 Hz		_	24.0	_	dB
at 100 Hz		_	18.0	_	dB
Residual Hum and Noise		_	-50.0	-46.0	dBp
Alias Frequency		-	_	62.5	kHz
Xtal/Clock Frequency (f_{xTAI})		3.9	_	4.1	MHz


Notes

- 1. Device control pins; Serial Clock, Command Data, \overline{Wake} and \overline{CS} .
- 2. Reply Data output.
- 3. Reply Data and $\overline{\text{IRQ}}$ outputs.
- Leakage current into the "Off" IRQ output. 4.
- 5. See Control Register.
- 6. With Input gain components set as recommended in Figure 2.
- 7. Probability 0.97
- See Gain-Set Register, Table 7 Bits 0, 1, 2 and 3. 8.
- For $f_{CTCSS IN}$ of 65Hz to 100Hz, Response Time $t_{R} = (100/f_{TONE}) \times 250$ ms. Distributed across the Rx frequency band. 9.
- 10.
- 11. With 10dB signal-to-noise ratio in a bit-rate bandwidth.

Package Outlines

The FX805 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


FX805J 24-pin cerdip DIL (J4)



Handling Precautions

The FX805 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.


FX805LG 24-pin quad plastic encapsulated bent and cropped (L1)



FX805LS 24-lead plastic leaded chip carrier (L2)

Ordering InformationFX805J24-pin cerdip DILFX605L24-pin cerdip DIL

- **FX805LG** 24-pin encapsulated bent and cropped (L1)
- **FX805LS** 24-lead plastic leaded chip carrier (L2)



(J4)



CML Product Data

In the process of creating a more global image, the three standard product semiconductor companies of CML Microsystems Plc (*Consumer Microcircuits Limited (UK), MX-COM, Inc (USA) and CML Microcircuits (Singapore) Pte Ltd)* have undergone name changes and, whilst maintaining their separate new names (*CML Microcircuits (UK) Ltd, CML Microcircuits (USA) Inc and CML Microcircuits (Singapore) Pte Ltd*), now operate under the single title CML Microcircuits.

These companies are all 100% owned operating companies of the CML Microsystems Plc Group and these changes are purely changes of name and do not change any underlying legal entities and hence will have no effect on any agreements or contacts currently in force.

CML Microcircuits Product Prefix Codes

Until the latter part of 1996, the differentiator between products manufactured and sold from MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX respectively. These products use the same silicon etc. and today still carry the same prefixes. In the latter part of 1996, both companies adopted the common prefix: CMX.

This notification is relevant product information to which it is attached.

Company contact information is as below:



Oval Park, Langford, Maldon, Essex, CM9 6WG, England Tel: +44 (0)1621 875500 Fax: +44 (0)1621 875600 uk.sales@cmlmicro.com www.cmlmicro.com



COMMUNICATION SEMICONDUCTORS

4800 Bethania Station Road, Winston-Salem, NC 27105, USA Tel: +1 336 744 5050, 0800 638 5577 Fax: +1 336 744 5054 us.sales@cmlmicro.com www.cmlmicro.com



No 2 Kallang Pudding Road, 09-05/ 06 Mactech Industrial Building, Singapore 349307 Tel: +65 7450426 Fax: +65 7452917 sg.sales@cmlmicro.com www.cmlmicro.com